

В

Alviso Strapping Signals and Configuration

page 7

u 00				
Pin Name	Strap Description	Configuration		
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed		
CFG[3:4]	Reversed			
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)		
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I		
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)		
CFG[8:11]	Reversed			
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)		
CFG[14:15]	Reversed			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)		
CFG17	Reversed			
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V		
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V		
CFG20	Reversed			
SDVOCRTL _DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present		
NOTE: All strap signals are sampled with respect to the leading				

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

PCI Routing

	IDSEL	IRQ	REQ/GNT
1410	25	B.F.G	0
MiniPCI	21	F	1
LAN	23	E	2


ICH6-M Integrated Pull-up and Pull-down Resistors ICH6-M EDS 14308 0.8V1


ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs


ICH6-M IDE Integrated Series Termination Resistors


DD[15:0], DIOW#, DIOR#, DREQ, approximately 33 ohm DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ
























解剖資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

GMCH (5 of 5)

Size A3


Document Number AG1(Alviso)
Date: Monday, October 17, 2005 Sheet 10 of 40






AG1-A-SA

LED




CRT CONNECTOR







<Core Design














2N7002PT-U

Q94 & Q95 connect SMLINK and SMBUS in S) for SMBus 2.0

 VSS
 FAL

 VSS
 FAL

 VSS
 FE2

 VSS
 FI1

 VSS
 FI1

 VSS
 FI1

 VSS
 FI2

 VSS
 FI3

 VSS
 DIS


 VSS
 DIS

 VSS
 DIB

 VSS
 AG14


 VSS VSS Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. ICH6-M (4 of 4) AG1(Alviso) 01


U26D





HDD Connector


CD-ROM Connector















10/100M Lan Transformer





2nd source: 20.D0196.102

1.route on bottom as differential pairs.

2.Tx+/Tx- are pairs. Rx+/Rx- are pairs. 3.No vias, No 90 degree bends. 4.pairs must be equal lengths.


5.6mil trace width, 12mil separation.

6.36mil between pairs and any other trace.


7.Must not cross ground moat, except


RJ-45 moat.


LAN Connector





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **LAN CONN** 01 AG1(Alviso)

























Run Power














<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

1D5V/2D5V(LDO)

Rev 01 AG1(Alviso)

